

# TMS320C80 **Digital Signal Processor**

# Data Sheet

**1997 Digital Signal Processing Solutions**









## Data Sheet **TMS320C80 DS**

 **<sup>1997</sup>**

SPRS023B – JULY 1994 – REVISED OCTOBER 1997

**GF PACKAGE (BOTTOM VIEW)**

- $\bullet$  **Single-Chip Parallel Multiple Instruction/Multiple Data (MIMD) DSP**
- $\bullet$  **More Than Two Billion RISC-Equivalent Operations per Second**
- $\bullet$  **Master Processor (MP) – 32-Bit Reduced Instruction Set Computing (RISC) Processor**
	- **IEEE-754 Floating-Point Capability**
	- **4K-Byte Instruction Cache**
	- **4K-Byte Data Cache**
- $\bullet$  **Four Parallel Processors (PP)**
	- **32-Bit Advanced DSPs**
	- **64-Bit Opcode Provides Many Parallel Operations per Cycle**
	- **2K-Byte Instruction Cache and 8K-Byte Data RAM per PP**
- $\bullet$  **Transfer Controller (TC)**
	- **64-Bit Data Transfers**
	- **Up to 480M-Byte/s Transfer Rate**
	- **32-Bit Addressing**
	- **Direct DRAM / VRAM Interface With Dynamic Bus Sizing**
	- **Intelligent Queuing and Cycle Prioritization**
- $\bullet$  **Video Controller (VC) – Provides Video Timing and VRAM Control**
	- **Dual-Frame Timers for Two Simultaneous Image-Capture and / or Display Systems**
- $\bullet$ **Big- or Little-Endian Operation**
- $\bullet$ **50K-Byte On-Chip RAM**
- $\bullet$ **4G-Byte Address Space**
- $\bullet$ **16.6-ns Cycle Time**
- $\bullet$ **3.3-V Operation**
- $\bullet$  **IEEE Standard 1149.1† Test Access Port (JTAG)**



#### **GGP PACKAGE (BOTTOM VIEW)**





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† IEEE Standard 1149.1–1990, IEEE Standard Test Access Port and Boundary-Scan Architecture

**PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.**



Copyright © 1997, Texas Instruments Incorporated

SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **description**

The TMS320C80 is a single chip, MIMD parallel processor capable of performing over two billion operations per second. It consists of a 32-bit RISC master processor with a 120-MFLOP IEEE floating-point unit, four 32-bit parallel processing digital signal processors (DSPs), a transfer controller with up to 480M-byte/s off-chip transfer rate, and a video controller. All the processors are coupled tightly through an on-chip crossbar that provides shared access to on-chip RAM. This performance and programmability make the 'C80 ideally suited for video, imaging, and high-speed telecommunications applications.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



## **GF Terminal Assignments – Numerical Listing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **GF Terminal Assignments – Numerical Listing (Continued)**





SPRS023B – JULY 1994 – REVISED OCTOBER 1997



## **GF Terminal Assignments – Alphabetical Listing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

## **GF Terminal Assignments – Alphabetical Listing (Continued)**





SPRS023B – JULY 1994 – REVISED OCTOBER 1997



## **GGP Terminal Assignments – Numerical Listing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997







SPRS023B – JULY 1994 – REVISED OCTOBER 1997



## **GGP Terminal Assignments – Numerical Listing (Continued)**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **GGP Terminal Assignments – Alphabetical Listing**





SPRS023B – JULY 1994 – REVISED OCTOBER 1997



## **GGP Terminal Assignments – Alphabetical Listing (Continued)**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **Terminal Functions**



 $\dagger$  I = input, O = output, Z = high impedance



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

## **Terminal Functions (Continued)**



 $\frac{1}{1}$  I = input, O = output, Z = high impedance

‡ This pin has an internal pullup and can be left unconnnected during normal operation.

§ This pin has an internal pulldown and can be left unconnnected during normal operation.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **Terminal Functions (Continued)**



 $\dagger$  I = input, O = output, Z = high-impedance

 $\dagger$  For proper operation, all V<sub>DD</sub> and V<sub>SS</sub> pins must be connected externally.



#### **architecture**

Figure 1 shows the major components of the 'C80: the master processor (MP), the parallel digital signal processors (PPs), the transfer controller (TC), the video controller (VC), and the IEEE-1149.1 emulation interface. Shared access to on-chip RAM is achieved through the crossbar. Crossbar connections are represented by  $\circ$ . Each PP can perform three accesses per cycle through its local (L), global (G), and instruction (I) ports. The MP can access two RAMs per cycle through its crossbar/data (C/D) and instruction (I) ports, and the TC can access one RAM through its crossbar interface. Up to 15 simultaneous accesses are supported in each cycle. Addresses can be changed every cycle, allowing the crossbar matrix to be changed on a cycle-by-cycle basis. Contention between processors for the same RAM in the same cycle is resolved by a round-robin priority scheme. In addition to the crossbar, a 32-bit datapath exists between the MP and the TC and VC. This allows the MP to access TC and VC on-chip registers that are memory mapped into the MP memory space.

The 'C80 has a 4G-byte address space as shown in Figure 2. The lower 32M bytes are used to address internal RAM and memory-mapped registers.

PP <sub>3</sub> G	PP <sub>2</sub> G	PP <sub>1</sub> G	PP <sub>0</sub> G L	<b>MP</b> <b>VC</b> <b>OCR</b> C/D	
32 64 32 ൙ ᢇ ₩ Æ	32 64 32 $\blacktriangleright\!\!\!\!\circ\!\!\!\!\cdot\;\!\!\!\circ$ ൙ ₩ ⊕♠⊕	32 64 32 ൙ക ↽ ▶⊕	64 32 32 ⊕●⊕	32 IEEE- 1149.1 (JTAG) 32 64	
Æ Ή	æ Ð æ Cache		Ð Cache	⊕ ↔ ⊕ ଈ ю. 64 <b>TC</b>	64
Instruction Cache Parameter RAM Data RAM2 Data RAMO Data RAM1	Parameter RAM Data RAM2 Data RAMO Data RAM1 Instruction	Instruction Cache Parameter RAM Data RAM2 Data RAMO Data RAM1	Parameter RAM Data RAM2 Data RAMO Data RAM1 Instruction	Instruction Cache Parameter RAM Data RAM2 Data RAMO Data RAM1	

**Figure 1. Block Diagram Showing Datapaths**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **architecture (continued)**





**0xFFFFFFFF**

**Figure 2. Memory Map**



#### **master processor (MP) architecture**

The master processor (MP) is a 32-bit RISC processor with an integral IEEE-754 floating-point unit. The MP is designed for effective execution of C code and is capable of performing at well over 130K dhrystones/s. Major tasks which the MP typically performs are:

- $\bullet$ Task control and user interface
- $\bullet$ Information processing and analysis
- $\bullet$ IEEE-754 floating point (including graphics transforms)

#### **MP functional block diagram**

Figure 3 shows a block diagram of the master processor. Key features of the MP include:

- $\bullet$  32-bit RISC processor
	- Load/store architecture
	- Three operand arithmetic and logical instructions
- $\bullet$  4K-byte instruction cache and 4K-byte data cache
	- Four-way set associative
	- LRU replacement
	- Data writeback
- $\bullet$ 2K-byte non-cached parameter RAM
- $\bullet$ Thirty-one 32-bit general-purpose registers
- $\bullet$ Register and accumulator scoreboard
- $\bullet$ 15-bit or 32-bit immediate constants
- $\bullet$ 32-bit byte addressing
- $\bullet$ Scalable timer
- $\bullet$ Leftmost-one and rightmost-one logic
- $\bullet$  IEEE-754 floating-point hardware
	- Four double-precision floating-point vector accumulators
	- Vector floating-point instructions Floating-point operation and parallel load or store Multiply and accumulate
- $\bullet$  High performance
	- 60 million instructions per second (MIPS)
	- 120 million floating-point operations per second (MFLOPS)
	- Over 130K dhrystones/s



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **MP functional block diagram (continued)**



**Figure 3. MP Block Diagram**

#### **MP general-purpose registers**

The MP contains 31 32-bit general-purpose registers, R1–R31. Register R0 always reads as zero and writes to it are discarded. Double precision values are always stored in an even-odd register pair with the higher numbered register always holding the sign bit and exponent. The R0/R1 pair is not available for this use. A scoreboard keeps track of which registers are awaiting loads or the result of a previous instruction and stalls the instruction pipeline until the register contains valid data. As a recommended software convention, typically R1 is used as a stack pointer and R31 as a return-address link register.

Figure 4 shows the MP general-purpose registers.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

**MP general-purpose registers (continued)**





#### **Figure 4. MP General-Purpose Registers**

The 32-bit registers can contain signed-integer, unsigned-integer, or single precision floating-point values. Signed and unsigned bytes and halfwords are sign extended or zero-filled. Doublewords may be stored in a 64-bit even/odd register pair. Double-precision floating-point values are referenced using the even register number or the register pair. Figure 5 through Figure 7 show the register data formats.



**Figure 5. MP Register 32-Bit Data Formats**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

## **31 7 0** Signed Byte |SSSSSSSSSSSSSSSSSSSSSSSS |SIIIIIII **MS LS 31 7 0 Unsigned Byte 0 U U U U U U U U MS LS 31 15 15 15 15 15 Signed Halfword S S S S S S S S S S S S S S S S S I I I I I I I I I I I I I I I MS LS Unsigned 31 15 0 Halfword <sup>0</sup> <sup>U</sup> MS LS**

#### **MP general-purpose registers (continued)**





#### **Figure 7. MP Register 64-Bit Data**

#### **MP double-precision floating-point accumulators**

There are four double-precision floating-point registers (see Figure 8) to accumulate intermediate floating-point results.



#### **Figure 8. Double-Precision Floating-Point Accumulators**



#### **MP control registers**

In addition to the general-purpose registers, there are a number of control registers that are used to represent the state of the processor. Table 1 shows the control register numbers of the accessible registers.



#### **Table 1. Control Register Numbers**

#### **MP pipeline registers**

fetched.

The MP uses a three-stage fetch, execute, access (FEA) pipeline. The primary pipeline registers are manipulated implicitly by branch and trap instructions and are not accessible by the user. The exception and emulation pipeline registers are user accessible as control registers. All pipeline registers are 32 bits.



- Instruction register (IR) contains the instruction being executed.
- Exception/emulator instruction pointer (EIP/MIP) points to the instruction that would have been executed had the exception / emulation trap not occurred.
- Instruction pointer (IP) points to the instruction being executed. • Program counter (PC) points to the instruction being
	- Exception/emulator program counter (EPC/MPC) points to the instruction to be fetched on returning from the exception/emulation trap.

#### **Figure 9. MP FEA Pipeline Registers**

SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **configuration (CONFIG) register (0x0002)**

The CONFIG register controls or reflects the state of certain options as shown in Figure 10.



**E Endian mode; 0 = big-endian, 1 = little-endian, read only**

**R PPData RAM round robin; 0 = fixed, 1 = variable, read/write**

**T TC PT round robin; 0 = variable, 1 = fixed, read/write.**

**H High priority MP events; 0 = disabled, 1 = enabled, read/write**

**X Externally initiated packet transfers; 0 = disabled, 1 = enabled, read/write**

**Type Number of PPs in device, read only**

**Release TMS320C80 version number**

#### **Figure 10. CONFIG Register**

#### **interrupt-enable (IE) register (0x0006)**

The IE register contains enable bits for each of the interrupts/traps as shown in Figure 11. The global-interrupt-enable (ie) bit and the appropriate individual interrupt-enable bit must be set in order for an interrupt to occur.



- 
- **bp Bad packet transfer**
- **pb Packet transfer busy**
- **pc Packet transfer complete**
- **mi Message (MP self) interrupt**
- **p3 PP3 message interrupt**



- **x2 External interrupt 2 (EINT2)**
- **x1 External interrupt 1 (EINT1)**
- **ti MP timer interrupt**
- **fx Floating-point inexact**
- **fu Floating-point underflow**
- **fo Floating-point overflow**
- **fz Floating-point divide-by-zero**
- **fi Floating-point invalid**
- **ie Global-interrupt enable**

## **Figure 11. IE Register**

#### **interrupt-pending (INTPEN) register (0x0004)**

The bits in INTPEN register show the current state of each interrupt/trap. Pending interrupts do not occur unless the ie bit and corresponding interrupt-enable bit are set. Software must write a 1 to the appropriate INTPEN bit to clear an interrupt. Figure 12 shows the INTPEN register locations.



**Figure 12. INTPEN Register**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **floating-point status register (FPST) (0x0008)**

FPST contains status and control information for the FPU as shown in Figure 13. Bits 17–21 are read/write floating-point unit (FPU) control bits. Bits 22–26 are read/write accumulated status bits. All other bits show the status of the last FPU instruction to complete and are read only.



#### **Figure 13. FPSTS Register**

#### **PP error register (PPERROR) (0x000A)**

The bits in the PPERROR register reflect parallel processor errors (see Figure 14). The MP can use these when a PP error interrupt occurs to determine the cause of the error.



#### **Figure 14. PPERROR Register**

#### **packet-transfer request register (PKTREQ) (0x000D)**

PKTREQ controls the submission and priority of packet-transfer requests as shown in Figure 15. It also indicates that a packet transfer is currently active.







SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **memory-fault registers**

The five read-only memory-fault registers contain information about memory address exceptions, as shown in Figure 16.



- Dest K Destination Register Number
	- Kind of Operation:
	- 00 load
	- 01 unsigned load  $10 - store$
	- 11 cache flush/clean
	- SZ Size of Data:
		- 00 8-bit
		- $01 16$ -bit
		-
		- $10 32$ -bit
		- 11 64-bit
- i MP icache fault
- d MP dcache fault
- x DEA Fault
- R Modified return sequence
- Block Faulting block number
- P Sub-block is present.
- D Dirty bit set
- **Figure 16. Memory-Fault Registers**



#### **MP cache registers**

The ILRU and DLRU registers track least-recently-used (LRU) information for the sixteen instruction-cache and sixteen data-cache blocks. The ITAGxx registers contain block addresses and the present flags for each sub-block. DTAGxx registers are identical to ITAGxx registers but include dirty bits for each sub-block. Figure 17 shows the cache registers.



**Figure 17. Cache Registers**



#### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **MP cache architecture**

The MP contains two four-way set-associative, 4K caches for instructions and data. Each cache is divided into four sets with four blocks in each set. Each block represents 256 bytes of contiguous instructions or data and is aligned to a 256-byte address boundary. Each block is partitioned into four sub-blocks that each contain sixteen 32-bit words and are aligned to 64-byte boundaries within the block. Cache misses cause one sub-block to be loaded into cache. Figure 18 shows the cache architecture for one of the four sets in each cache. Figure 19 shows how addresses map into the cache using the cache tags and address bits.



**Figure 18. MP Cache Architecture (x4 Sets)**



**Figure 19. MP Cache Addressing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **MP parameter RAM**

The parameter RAM is a noncachable, 2K-byte, on-chip RAM which contains MP-interrupt vectors, MP-requested TC task buffers, and a general-purpose area. Figure 20 shows the parameter RAM address map.

0x01010000-0x0101007F	<b>Suspended PT Parameters</b>	XPT7/SOF0 Linked List Start Add.	0x010100E0
	$(128$ Bytes)	XPT6/SAM0 Linked List Start Add.	0x010100E4
0x01010080-0x010100DF	<b>Reserved</b> $(96$ Bytes)	XPT5/SOF1 Linked List Start Add.	0x010100E8
	<b>XPT Linked List Start Addresses</b>	XPT4/SAM1 Linked List Start Add.	0x010100EC
0x010100E0-0x010100FB	(28 <b>Bytes</b> )	<b>XPT3 Linked List Start Add.</b>	0x010100F0
0x010100FC-0x010100FF	<b>MP Linked List Start Address</b>	<b>XPT2 Linked List Start Add.</b>	0x010100F4
		<b>XPT1 Linked List Start Add.</b>	0x010100F8
0x01010100-0x0101017F	Off-Chip to Off-Chip PT Buffer $(128$ Bytes)		
0x01010180-0x0101021F	<b>Interrupt and Trap Vectors</b> $(160$ Bytes)		
0x01010220-0x0101029F	<b>XPT Off-Chip to Off-Chip PT Buffer</b> $(128$ Bytes)		
0x010102A0-0x010107FF	<b>General-Purpose RAM</b> (1376 Bytes)		

**Figure 20. MP Parameter RAM**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **MP interrupt vectors**

Table 2 and Table 3 show the MP interrupts and traps and their vector addresses.



#### **Table 2. Maskable Interrupts**

#### **Table 3. Nonmaskable Traps**





SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **MP opcode formats**

The three basic classes of MP instruction opcodes are; short immediate, three register, and long immediate. Figure 21 shows the opcode structure for each class of instruction.



**Figure 21. MP Opcode Formats**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **MP opcode summary**

Table 4 through Table 6 show the opcode formats for the MP. Table 7 summarizes the master processor instruction set.



#### **Table 4. Short-Immediate Opcodes**

A Annul delay slot instruction if branch taken n Rotate sense for shifting

F Clear present flags **U** Unsigned form

i Invert endmask

– Reserved bit (code as 0) M Modify, write modified address back to register

E Emulation trap bit SZ Size (0 = byte, 1 = halfword, 2 = word, 3 = doubleword)



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **MP opcode summary (continued)**



#### **Table 5. Long-Immediate and Three-Register Opcodes**

– Reserved bit (code as 0) l Long immediate

M Modify, write modified address back to register

E Emulation trap bit n Rotate sense for shifting in Rotate sense for shifting

F Clear present flags Scale offset by data size<br>i Invert endmask SZ Size (0 = byte, 1 = halfwc

Size (0 = byte, 1 = halfword, 2 = word, 3 = doubleword



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **MP opcode summary (continued)**



#### **Table 6. Miscellaneous Instruction Opcodes**

a Floating-point accumulator select P1 Precision of source1 operand

C Constant operands rather than register  $P2$  Precision of source2 operand<br>d Destination precision for vector  $(0 = sp, 1 = dp)$  PD Precision of destination result d Destination precision for vector  $(0 = sp, 1 = dp)$ 

m Parallel memory operation specifier states and some state offset by data size

- Dest Destination register
- Reserved bit (code as 0) **P** Dest precision for parallel load/store (0 = single, 1 = double)<br>a Floating-point accumulator select **P1** Precision of source1 operand
	-

- l Long immediate 32-bit data RM Rounding Mode (0 = N, 1 = Z, 2 = P, 3 = M)
	-

Mem Src/Dst Vector store or load source/dst register Z Use 0 rather than accumulator



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

## **MP opcode summary (continued)**



## **Table 7. Summary of MP Opcodes**


#### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

## **PP architecture**

The parallel processor (PP) is a 32-bit integer DSP optimized for imaging and graphics applications. Each PP can execute in parallel; a multiply, ALU operation, and two memory accesses within a single instruction. This internal parallelism allows a single PP to achieve over 500 million operations per second for certain algorithms. The PP has a three-input ALU that supports all 256 three input Boolean combinations and many combinations of arithmetic and Boolean functions. Data-merging and bit-to-byte, bit-to-word, and bit-to-halfword translations are supported by hardware in the input data path to the ALU. Typical tasks performed by a PP include:

- $\bullet$  Pixel-intensive processing
	- Motion estimation
	- **Convolution**
	- PixBLTs
	- Warp
	- Histogram
	- Mean square error
- $\bullet$  Domain transforms
	- DCT
	- FFT
	- Hough
- $\bullet$  Core graphics functions
	- Line
	- **Circle**
	- Shaded fills
	- **Fonts**
- $\bullet$  Image Analysis
	- **Segmentation**
	- Feature extraction
- $\bullet$  Bit-stream encoding/decoding
	- Data merging
	- Table look-ups



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **PP functional block diagram**

Figure 22 shows a block diagram of a parallel processor. Key features of the PP include:

- $\bullet$ 64-bit instruction word (supports multiple parallel operations)
- $\bullet$ Three-stage pipeline for fast instruction cycle
- $\bullet$  Numerous registers
	- 8 data, 10 address, 6 index registers
	- 20 other user-visible registers
- $\bullet$  Data Unit
	- 16x16 integer multiplier (optional dual 8x8)
	- Splittable 3-input ALU
	- 32-bit barrel rotator
	- Mask generator
	- Multiple-status flag expander for translations to/from 1 bit-per-pixel space.
	- Conditional assignment of data unit results
	- Conditional source selection
	- Special processing hardware Leftmost one / rightmost one Leftmost bit change / rightmost bit change
- $\bullet$  Memory addressing
	- Two address units (global & local) provide up to two 32-bit accesses in parallel with data unit operation.
	- 12 addressing modes (immediate and indexed)
	- Byte, halfword, and word addressability
	- Scaled indexed addressing
	- Conditional assignment for loads
	- Conditional source selection for stores
- $\bullet$  Program flow
	- Three hardware loop controllers Zero overhead looping / branching Nested loops Multiple loop endpoints
	- Instruction cache management
	- PC mapped to register file
	- Interrupts for messages and context switching
- $\bullet$ Algebraic assembly language



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

## **PP functional block diagram (continued)**







SPRS023B – JULY 1994 – REVISED OCTOBER 1997

# **PP registers**

The PP contains many general-purpose registers, status registers, and configuration registers. All PP registers are 32-bit registers. Figure 23 shows the accessible registers of the PP blocks.

#### **Data-Unit Registers**



**Address-Unit Registers**



**Figure 23. PP Registers**



#### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **PP data-unit registers**

The data unit contains eight 32-bit general-purpose data registers (d0–d7) referred to as the D registers. The d0 register also acts as the control register for EALU operations.

### **d0 register**

Figure 24 shows the format when d0 is used as the EALU control register.

30	29	28	27	26	25	24	23	22	21	20	19	18		16	15	14	13	12		10	9		ĥ	5				
<b>FMOD</b>			A				<b>EALU Function Code</b>					C		S.	N	E	F				<b>DMS</b>	MIR					<b>DBR</b>	
<b>FMOD</b>	Α	<b>Function modifiers</b> Arithmetic enable						Explicit multiple carry-In E. Expanded mf н.																				
	С	EALU carry-In						Default multiply shift amount DMS.																				
		Invert-carry-In						Split multiply M																				
	S	Sign extend						Rounded multiply R																				
	N	Nonmultiple mask							Default barrel rotate amount DBR.																			

**Figure 24. d0 Format for EALU Operations**

### **multiple flags (mf) register**

The mf register records status information from each split ALU segment for multiple arithmetic operations. The mf register may be expanded to generate a mask for the ALU. Figure 25 shows the mf register format.



## **Figure 25. mf Register Format**

### **status register (sr)**

The sr contains status and control bits for the PP ALU. Figure 26 shows the sr register format.



# **PP address-unit registers**

### **address registers**

The address unit contains ten 32-bit address registers which contain the base address for address computations or which can be used for general-purpose data. The registers a0 – a4 are used for local address computations and registers a8–a12 are used for global-address computations.



### **index registers**

The six 32-bit index registers contain index values for use with the address registers in address computations or they can be used for general-purpose data. Registers x0–x2 are used by the local-address unit and registers x8–x10 are used by the global-address unit.

### **stack pointer (sp)**

The sp contains the address of the bottom of the PP's system stack. The stack pointer is addressed as a6 by the local-address unit and as a14 by the global-address unit. Figure 27 shows the sp register format.



## **Figure 27. sp Register Format**

#### **zero register**

The zero registers are read-as-zero address registers for the local address unit (a7) and global-address unit (a15). Writes to the registers are ignored and can be specified when operational results are to be discarded. Figure 28 shows the zero register format.



## **Figure 28. zero Registers**

## **PP program flow control (PFC) unit registers**

### **loop registers**

The loop registers control three levels of zero-overhead loops. The 32-bit loop start registers (ls0 – ls2) and loop-end registers (le0 – le2) contain the starting and ending addresses for the loops. The loop-counter registers (lc0 – lc2) contain the number of repetitions remaining in their associated loops. The lr0 – lr2 registers are loop reload registers used to support nested loops. The format for the loop-control (lctl) register is shown in Figure 29. There are also six special write-only mappings of the loop-reload registers. The lrs0 – lrs2 codes are used for fast initialization of lsn, Irn, and Icn registers for multi-instruction loops while the Irse0 – Irse2 codes are used for single instruction-loop fast initialization.





### **pipeline registers**

The PFC unit contains a pointer to each stage of the PP pipeline. The pc contains the program counter which points to the instruction being fetched. The ipa points to the instruction in the address stage of the pipeline and the ipe points to the instruction in the execute stage of the pipeline. The instruction pointer return-from-subroutine (iprs) register contains the return address for a subroutine call. Figure 30 shows the variable pipeline register format.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **pipeline registers (continued)**



## **Figure 30. Pipeline Registers**

## **interrupt registers**

The interrupt-enable (inten) register allows individual interrupts to be enabled and configures the interrupt flag (intflg) register operation. The intflg register contains the interrupt flag bits. Interrupt priority increases moving from left to right on intflg. Figure 31 shows the PP-interrupt register format.



**Figure 31. PP-Interrupt Registers**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **communication (comm) register**

The comm register contains the packet-transfer handshake bits and PP indicator bits. Figure 32 shows the comm register format.



### **Figure 32. comm Register**

### **cache-tag registers**

The tag0 – tag3 registers contain the tag address and sub-block present bits for each cache block. Figure 33 shows the cache tag registers.



### **Figure 33. Cache Tag Registers**

### **PP cache architecture**

Each PP has its own 2K-byte instruction cache. Each cache is divided into four blocks and each block is divided into four sub-blocks containing 16 64-bit instructions each. Cache misses cause one sub-block to be loaded into cache. Figure 34 shows the cache architecture for one of the four sets in each cache. Figure 35 shows how addresses map into the cache using the cache tags and address bits.



### **Figure 34. PP Cache Architecture**



**Figure 35. pc Register Cache-Address Mapping**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

## **PP parameter RAM**

The parameter RAM is a, 2K-byte, on-chip RAM which contains PP-interrupt vectors, PP-requested TC task buffers, and a general-purpose area. The parameter RAM does not use the cache memory. Figure 36 shows the parameter RAM address map.

<b>Suspended PT Parameters</b> $(128$ Bytes)	0x0100#000-0x0100#07F
Reserved $(96$ Bytes)	0x0100#080-0x0100#0DF
<b>Restricted for Operating System Use</b> $(24$ Bytes)	0x0100#0E0-0x0100#0F7
<b>Cache Fault Address</b>	0x0100#0F8-0x0100#0FB
<b>PP-Linked List Start Address</b>	0x0100#0FC-0x0100#0FF
Off-Chip to Off-Chip PT Buffer $(128$ Bytes)	0x0100#100-0x0100#17F
<b>Interrupt Vectors</b> $(128$ Bytes)	0x0100#180-0x0100#1FF
<b>General-Purpose RAM</b>	0x0100#200
(1524 Bytes Less Stack Size)	Application-Dependent Boundary
<b>Stack</b>	0x0100#7F0 < Stack Pointer After Reset
<b>Stack State Information After Reset</b> $(12$ Bytes)	0x0100#7F4-0x0100#7FF
	# - PP Number

**Figure 36. PP Parameter RAM**

# **PP interrupt vectors**

The PP interrupts and their vector addresses are shown in Table 8.







# **PP data-unit architecture**

The data unit has independent data paths for the ALU and the multiplier, each with its own set of hardware functions. The multiplier data path includes a  $16 \times 16$  multiplier, a halfword swapper, and rounding hardware. The ALU data path includes a 32-bit three-input ALU, a barrel rotator, mask generator, mf expander, left/rightmost one and left/rightmost bit-change logic, and several multiplexers. Figure 37 shows the data-unit block diagram.



**Figure 37. Data Unit Block Diagram**

The PP's ALU can be split into one 32-bit ALU, two 16-bit ALUs, or four 8-bit ALUs. Figure 38 shows the multiple arithmetic data flow for the case of a four 8-bit split of the ALU (called multiple-byte arithmetic). The ALU operates as independent parallel ALUs where each ALU receives the same function code.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

## **PP data-unit architecture (continued)**



**Figure 38. Multiple-Byte Arithmetic Data Flow**

## **PP multiplier**

The PP's hardware multiplier can perform one 16x16 multiply with a 32-bit result or two 8x8 multiplies with two 16-bit results in a single cycle. A 16x16 multiply can use signed or unsigned operands as shown in Figure 39.



## **Figure 39. 16 x 16 Multiplier Data Formats**

When performing two simultaneous 8x8 split multiplies, the first input word contains unsigned byte operands and the second input word contains signed or unsigned byte operands. These formats are shown in Figure 40 and Figure 41.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

# **PP multiplier (continued)**



# **Figure 40. Signed Split Multiply Data Formats**



# **Figure 41. Unsigned Split Multiply Data Formats**

# **PP program-flow-control unit architecture**

The PP has a three-stage fetch, address, execute (FAE) pipeline as shown in Figure 42. The pc, ipa, and ipe registers point to the address of the instruction in each stage of the pipeline. On each cycle in which the pipeline advances, ipa is copied into ipe, pc is copied into ipa, and the pc is incremented by one instruction (8 bytes).

The program-flow-control (pfc) unit performs instruction fetching and decoding, loop control, and handshaking with the transfer controller. The pfc unit architecture is shown in Figure 43.







SPRS023B – JULY 1994 – REVISED OCTOBER 1997

# **PP program-flow-control unit architecture (continued)**



**Figure 43. Program-Flow-Control Unit Block Diagram**

# **PP address-unit architecture**

The PP has both a local- and global-address unit which operate independently of each other. The address units support twelve different addressing modes. In place of performing a memory access, either or both of the address units can perform an address computation that is written directly to a PP register instead of being used for a memory access. This address-unit arithmetic provides additional arithmetic operation to supplement the data unit during compute-intensive algorithms. Figure 44 shows the address-out architecture.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



## **PP address-unit architecture (continued)**

**Figure 44. Address-Unit Architecture**

## **PP instruction set**

PP instructions are represented by algebraic expressions for the operations performed in parallel by the multiplier, ALU, global-address unit, and local-address unit. The expressions use the || symbol to indicate operations that are to be performed in parallel. The PP ALU operator syntax is shown in Table 9. The data unit operations (multiplier and ALU) are summarized in Table 10 and the parallel transfers (global and local) are summarized in Table 11.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

# **PP instruction set (continued)**



# **Table 9. PP Operators by Precedence**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

# **PP instruction set (continued)**



# **Table 10. Summary of Data-Unit Operations**





SPRS023B – JULY 1994 – REVISED OCTOBER 1997

## **PP instruction set (continued)**



f Use 1s compliment of d0 sign u = unsigned, s = signed

**Table 10. Summary of Data-Unit Operations (Continued)**





SPRS023B – JULY 1994 – REVISED OCTOBER 1997

# **PP instruction set (continued)**



## **Table 11. Summary of Parallel Transfers**

g Use global unit size b = byte, h = halfword, w = word (default)

item  $0 = byte0/halfword0, 1 = byte1/halfword1, 2 = byte2, 3 = byte3$ 



#### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

## **PP opcode formats**

A PP instruction uses a 64-bit opcode. The opcode is divided essentially into a data unit portion and a parallel transfer portion. There are five data unit opcode formats comprising bits 38–63 of the opcode. Bits 0–38 of the opcode specify one of 10 parallel transfer formats. An alphabetical list of the mnemonics used in Figure 45 for the data unit and parallel transfer portions of the opcode are shown in Table 12 and Table 13, respectively.



 6 6 6 5 5 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 4 4 3 3 3 3 3 3 3 3 3 3 2 <sup>3210</sup>



Six-Operand (MPYIIADD, etc.) Base Set ALU (5-Bit Immediate) Base Set ALU (Register src2) Base Set ALU (32-Bit Immediate)

#### **Transfer Formats**





**Figure 45. PP Opcode Formats**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

# **PP opcode formats (continued)**



## **Table 12. Data Unit Mnemonics**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

# **PP opcode formats (continued)**







SPRS023B – JULY 1994 – REVISED OCTOBER 1997

# **PP opcode formats (continued)**

Table 14 summarizes the supported parallel-transfer formats, their formats, and whether the transfers are local or global. It also lists the allowed ALU operations and states whether conditions and status protection are supported.

		<b>ALU</b>			<b>GLOBAL TRANSFER</b>	<b>LOCAL TRANSFER</b>						
<b>FORMAT</b>		<b>OPERANDS</b>			Move		Load/Store/AUA		Load/Store/AUA			
	dst1	src1	Cond	<b>Status</b> <b>Protection</b>	$src \rightarrow dst$	s/d	<b>Index</b>	Rel	sld	<b>Index</b>	Rel	Port
Double parallel	D	D	<b>No</b>	<b>No</b>		Lower	X/short	<b>No</b>	D	X/short	<b>No</b>	Local
Move    Local	D	D	<b>No</b>	<b>No</b>	$Any \rightarrow Any$	—		–	D	X/short	Yes	Local
Field move    Local	D	D	<b>No</b>	<b>No</b>	$D \rightarrow Anv$				D	X/short	<b>No</b>	Local
Global (long offset)	D	D	<b>No</b>	<b>No</b>		Any	X/long	Yes				
Local (long offset)	D	D	<b>No</b>	<b>No</b>					Any	X/long	Yes	Global
Non-D DU    Local	Any	Any	<b>No</b>	<b>No</b>				–	D	X/short	Yes	Global
Conditional move	D	D	<b>Yes</b>	Yes	$Any \rightarrow Any$	–						
Conditional field move	D	D	<b>Yes</b>	<b>Yes</b>	$D \rightarrow Anv$	—						
Conditional global	D	D	Yes	Yes		Any	X/short	Yes	--			
Conditional non-D DU	Any	Any	Yes	Yes								
32-bit imm. base ALU	Any	Lower	Yes	<b>No</b>								

**Table 14. Parallel-Transfer Format Summary**

Legend:

DU Data unit

AUA Address unit arithmetic

s/d Source/destination register<br>Rel Relative addressing suppor

Relative addressing support



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

## **PP opcode formats (continued)**

Table 15 shows the encoding used in the opcodes to specify particular PP registers. A 3-bit register field contains the three LSBs. The register codes are used for the src, src1, src2, src3, src4, dst, dst1, dst2, d, reg, Ga, La, Gim/X, and Lim/X opcode fields. The four MSBs specify the register bank which is concatenated to the register field for the full 7-bit code. The register bank codes are used for the dstbank, s1bnk, srcbank, 0bank, bank, Adstbnk, and As1bank opcode fields. When no associated bank is specified for a register field in the opcode, the D register bank is assumed. When the MSB of the bank code is not specified in the opcode (as in 0bank and s1bnk) it is assumed to be 0, indicating a lower register.



![](_page_58_Picture_908.jpeg)

![](_page_58_Picture_909.jpeg)

# Read only

![](_page_58_Picture_8.jpeg)

SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **data unit operation code**

For data unit opcode format A, a 4-bit operation code specifies one of 16 six-operand operations and an associated data path, as shown in Table 16.

![](_page_59_Picture_291.jpeg)

### **Table 16. Six Operand Format Operation Codes**

Legend: u Unsigned

f 1s complement EALU function code

s Subtract

k Use mask or mf expander

## **operation class code**

The base set ALU opcodes (formats B, C, D) use an operation class code to specify one of eight different routings to the A, B, and C ports of the ALU, as shown in Table 17.

![](_page_59_Picture_292.jpeg)

### **Table 17. Base Set ALU Class Summary**

Legend:

\ \ Rotate left

@mf Expand function

% Mask generation

dstc Companion D reg

dst Destination Dreg or any reg if dstbank or Adstbnk is used with destination.

src2 Source D reg or immediate

srd1 Source D reg or any if As1bank is used or any lower reg if s1bnk is used

![](_page_59_Picture_22.jpeg)

SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **ALU-operation code**

For base-set ALU Boolean opcodes (A=0), the ALU function is formed by a sum of Boolean products selected by the ALU operation opcode bits as shown in Table 18. For base-set arithmetic opcodes (A=1), the four odd ALU operation bits specify an arithmetic operation as described in Table 19 while the four even bits specify one of the ALU function modifiers as shown in Table 20.

## **Table 18. Base-Set ALU Boolean Function Codes**

![](_page_60_Picture_342.jpeg)

### **Table 19. Base-Set Arithmetics**

,我们就是我们的,我们也不会不会不会。""我们的,我们也不会不会不会不会不会不会不会不会不会。""我们的,我们也不会不会不会不会不会不会不会不会不会不会不会不会

![](_page_60_Picture_343.jpeg)

Legend:

C(n) LSB of each part of C port register

>0> Zero-extend shift right

<0< Zero-extend shift left

>1> One-extend shift right

<1< One-extend shift left

![](_page_60_Picture_14.jpeg)

SPRS023B – JULY 1994 – REVISED OCTOBER 1997

## **ALU-operation code (continued)**

![](_page_61_Picture_247.jpeg)

# **Table 20. Function Modifier Codes**

### **miscellaneous operation code**

For data-unit opcode format E, the operation field selects one of the miscellaneous operations codes as shown in Table 21.

![](_page_61_Picture_248.jpeg)

## **Table 21. Miscellaneous Operation Codes**

![](_page_61_Picture_9.jpeg)

#### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **addressing-mode codes**

The Lmode (bits 35–38) and Gmode (bits 13–16) of the opcode specify the local and global transfer for various parallel transfer opcode formats (Lmode in formats 1, 2, 3, 4, and 6 and Gmode in formats 1, 5, and 9). Table 22 shows the coding for the addressing-mode fields.

![](_page_62_Picture_259.jpeg)

#### **Table 22. Addressing-Mode Codes**

Legend:

an Address register in l/g address unit

imm Immediate offset

xm Index register in same unit as an register

### **L, e codes**

The L and e bits combine to specify the type of parallel transfer performed, as shown in Table 23. For the local transfer, L and e are bits 21 and 31, respectively. For the global transfer, L and e are bits 17 and 9, respectively.

**Table 23. Parallel Transfer Type**

	e	<b>PARALLEL TRANSFER</b>
	0	Zero-extend load
1		Sign-extend load
O		<b>Store</b>
∩		Address unit arithmetic

### **size codes**

The size code specifies the data transfer size. For field moves (parallel transfer format 3), only byte and halfword data sizes are valid, as shown in Table 24.

### **Table 24. Transfer Data Size**

![](_page_62_Picture_260.jpeg)

![](_page_62_Picture_18.jpeg)

### **relative-addressing mode codes**

The Lrm and Grm opcode fields allow the local-address or global-address units, respectively, to select PP-relative addressing as shown in Table 25.

## **Table 25. Relative-Addressing Mode Codes**

<b>CODING</b>	<b>RELATIVE-ADDRESSING</b> <b>MODE</b>
00	Normal (absolute addressing)
01	Reserved
10	PP-relative dba
11	PP-relative pba

Legend:

dba – Data RAM 0 base is base address

pba – Paramater RAM base is base address

#### **condition codes**

In the four conditional parallel transfer opcodes (formats 7–10), the condition code field specifies one of 16 condition codes to be applied to the data-unit operation source, data-unit result, or global transfer based on the setting of the c, r, and g bits, respectively. Table 26 shows the condition codes. For the 32-bit immediate data unit opcode (format D), the condition applies to the data-unit result only.

![](_page_63_Picture_311.jpeg)

## **Table 26. Condition Codes**

## **EALU operations**

Extended ALU (EALU) operations allow the execution of more advanced ALU functions than those specified in the base set ALU opcodes. The opcode for EALU instructions contains the operands for the operation while the d0 register extends the opcode by specifying the EALU operation to be performed. The format of d0 for EALU operations is shown in Figure 24.

![](_page_63_Picture_15.jpeg)

SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **EALU Boolean functions**

EALU operations support all 256 Boolean ALU functions plus the flexibility to add 1 or a carry-in to Boolean sum. The Boolean function performed by the ALU are shown below and in Table 27.

(F0 & (~A & ~B & ~C)) | (F1 & (A & ~B & ~C)) | (F2 & (~A & B & ~C)) | (F3 & (A & B & ~C)) | (F4 & (~A & ~B & C)) | (F5 & (A & ~B & C)) | (F6 & (~A & B & C)) | (F7 & (A & B & C)) [+1 | +cin]

d0 BIT	<b>ALU FUNCTION SIGNAL</b>	<b>PRODUCT TERM</b>
26	F7	<b>A&amp;B&amp;C</b>
25	F <sub>6</sub>	$-A & B & C$
24	F <sub>5</sub>	A & B & C
23	F4	$-A & -B & C$
22	F <sub>3</sub>	A & B & C
21	F <sub>2</sub>	$-A & B & C$
20	F <sub>1</sub>	$A & B - B & -C$
19	F0	$- A 8 - B 8 - C$

**Table 27. EALU Boolean Function Codes**

## **EALU arithmetic functions**

EALU operations support all 256 arithmetic functions provided by the three-input ALU plus the flexibility to add 1 or a carry-in to the result. The arithmetic function performed by the ALU is:

 $f(A,B,C) = A & f1(B,C) + f2(B,C)$  [+1 | cin]

f1(B,C) and f2(B,C) are independent Boolean combinations of the B and C ALU inputs. The ALU function is specified by selecting the desired f1 and f2 subfunction and then XORing the f1 and f2 code from Table 28 to create the ALU function code for bits 19–26 of d0. Additional operations such as absolute values and signed shifts can be performed using d0 bits which control the ALU function based on the sign of one of the inputs.

![](_page_64_Picture_305.jpeg)

![](_page_64_Picture_306.jpeg)

![](_page_64_Picture_13.jpeg)

## **video controller architecture**

The video controller (VC) provides a method for handling the video or graphics capture, or display portions of a TMS320C80 system. It provides simultaneous control over two independent capture or display systems and frame grabber or frame buffer image storage.

### **VC functional block diagram**

Figure 46 shows a functional block diagram of the video controller. Key features of the VC include:

- $\bullet$  Dual-frame timers
	- Independent or locked operation
	- Programmable horizontal and vertical timing
	- Separate or composite sync and blanking control
	- Synchronization to external timing signals
	- Interlaced or noninterlaced frame control
	- Virtually limitless screen resolutions
- $\bullet$ Programmable timing and control registers
- $\bullet$ Programmable line interrupt to MP
- $\bullet$  Shift register transfer (SRT) controller
	- Generates VRAM serial register transfer requests to the TC
	- Tracks VRAM tap point and schedules midline reloads
	- Generates packet-transfer requests for DRAM-based buffer updates
	- Supports two display or capture buffers

![](_page_65_Figure_20.jpeg)

**Figure 46. VC Block Diagram**

![](_page_65_Picture_22.jpeg)

#### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **frame-timer registers**

Each frame timer has twenty-one 16-bit registers to control its horizontal and vertical timing signals. The registers are on-chip memory-mapped registers accessible by the MP only. Each horizontal/vertical register pair can be accessed as a single 32-bit quantity. The register map for Frame-Timer 0 is shown in Figure 47. The Frame-Timer 1 register map is shown in Figure 48.

![](_page_66_Figure_4.jpeg)

**Figure 48. Frame-Timer 1 Register Map**

### **frame-timer register programming**

The register format for the frame-timer control registers is shown in Figure 49. All other registers are 16-bit values. For programming details, see the TMS320C80 Video Controller User's Guide (literature number SPRU111).

![](_page_66_Picture_8.jpeg)

SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **frame-timer control (FTCTLx) register**

The FTCTLx register contains mode bits to determine frame-timer behavior.

![](_page_67_Figure_4.jpeg)

## **Figure 49. FTCTLx Register**

### **SRT controller registers**

The SRT controller has two sets of 32-bit registers, one for each of the supported frame memory regions. The location of these registers in on-chip memory-mapped register space is shown in Figure 50.

![](_page_67_Figure_8.jpeg)

**Figure 50. SRT Controller Register Map**

### **SRT controller register programming**

The register format for the frame memory control registers is shown in Figure 51. All other registers are 32-bit values. For programming details, see the TMS320C80 Video Controller User's Guide (literature number SPRU111).

### **FMEMCTLx Register**

The frame memory control (FMEMCTLx) register contains mode bits to determine operation of the associated frame memory.

![](_page_67_Figure_14.jpeg)

![](_page_67_Figure_15.jpeg)

![](_page_67_Picture_16.jpeg)

### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **TC architecture**

The transfer controller (TC) is a combined memory controller and DMA (direct memory access) machine. It handles the movement of data within the 'C80 system as requested by the master processor, parallel processors, video controller, and external devices. The transfer controller performs the following data movement and memory control functions:

- $\bullet$ MP and PP instruction cache fills
- $\bullet$ MP data cache fills and dirty block write-back
- $\bullet$ MP and PP direct external accesses (DEAs)
- $\bullet$ MP and PP packet transfers
- $\bullet$ Externally initiated packet transfers (XPTs)
- $\bullet$ VC packet transfers (VCPTs)
- $\bullet$ VC shift register transfers (SRTs)
- $\bullet$ DRAM/SDRAM refresh
- $\bullet$ Host bus request

## **TC functional block diagram**

Figure 52 shows a functional block diagram of the transfer controller. Key features of the TC include:

- $\bullet$  Crossbar interface
	- 64-bit data path
	- Single-cycle access
- $\bullet$  External memory interface
	- 4G-Byte address range
	- Dynamically configurable memory cycles

8-, 16-, 32-, or 64-bit bus size Selectable memory page size Selectable address multiplexing Selectable cycle timing

- Big- or little-endian operation
- $\bullet$  Cache, VRAM, refresh controller
	- Programmable refresh rate
	- VRAM block write support
- $\bullet$  Independent Src and Dst addressing
	- Autonomous addressing based on packet-transfer parameters
	- Data read and write at different rates
	- Numerous data merging and alignment functions performed during transfer
- $\bullet$ Intelligent request prioritization

![](_page_68_Picture_31.jpeg)

SPRS023B – JULY 1994 – REVISED OCTOBER 1997

**TC functional block diagram (continued)**

![](_page_69_Figure_3.jpeg)

**Figure 52. TC Block Diagram**

## **TC registers**

The TC contains four on-chip memory-mapped registers accessible by the MP. TC registers are shown in Figure 53.

## **refresh control (REFCNTL) register (0x01820000)**

The REFCNTL register controls refresh cycles.

![](_page_69_Figure_9.jpeg)

**RPARLD Refresh Pseudo-Address Reload Value REFRATE Refresh Interval (in clock cycles)**

**Figure 53. REFCNTL Register**

### **packet-transfer minimum (PTMIN) register (0x01820004)**

The PTMIN register determines the minimum number of cycles that a packet transfer executes before being suspended by a higher priority packet transfer. Figure 54 shows the PTMIN register.

![](_page_69_Figure_14.jpeg)

**Figure 54. PTMIN Register**

![](_page_69_Picture_16.jpeg)

SPRS023B – JULY 1994 – REVISED OCTOBER 1997

## **PT maximum (PTMAX) register (0x01820008)**

The PTMAX register determines the maximum number of cycles after PTMIN has elapsed that a packet transfer executes before timing out. Figure 55 showns the format of the PTMAX register.

![](_page_70_Picture_163.jpeg)

## **Figure 55. PTMAX Register**

## **fault status (FLTSTS) register (0x0182000C)**

The FLTSTS register indicates the cause of a memory access fault. Fault status bits are cleared by writing a 1 to the appropriate bit. Figure 56 shows the format of the fault status (FLTSTS) register.

![](_page_70_Figure_8.jpeg)

# **Figure 56. FLTSTS Register**

### **packet-transfer parameters**

The most efficient method for data movement in a TMS320C80 system is through the use of packet transfers (PTs). Packet transfers allow the TC to move blocks of data autonomously between a specified src and dst memory region. Requests for the TC to execute a packet transfer may be made by the MP, PPs, VC, or external devices. A packet-transfer parameter table describing the data packet and how it is to be transferred must be programmed in on-chip memory before the transfer is requested. The parameter table formats for long-form and short-form packet transfers are shown in Figure 57.

![](_page_70_Picture_12.jpeg)

#### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

![](_page_71_Picture_279.jpeg)

### **packet-transfer parameters (continued)**

**Next Entry Address PT Options Src Start Address Dst Start Address 31 0 Short-Form Parameter Table PT PT+4 PT+8 PT+12 0 1 0 1 Byte** Address<sub>31</sub> **Word Number Count**

**PT - 16-byte aligned on-chip starting address of parameter table.**

**PT - 64-byte aligned on-chip starting address of parameter table.**

**† These words are swapped in big-endian mode.**

### **Figure 57. Packet-Transfer Parameter Table**
#### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **PT-options field**

The PT-options field of the parameter table controls the type of src and dst transfer that the TC performs. The formats of the options field for long-form and short-form packet transfers are shown in Figure 58.







### **LOCAL MEMORY INTERFACE**

### **status codes**

Status codes are output on STATUS[5:0] to describe the cycle being performed. During row time, the STATUS[5:0] pins indicate the type of cycle being performed. The cycle type can be latched using RL or RAS and used by external logic to perform memory bank decoding or to enable special hardware features. During column time, the STATUS[5:0] pins indicate the requesting processor or special column information. See Table 29 for a listing of the Row-time status codes and Table 30 for a listing of column-time status codes.



#### **Table 29. Row-Time Status Codes**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **status codes (continued)**



### **Table 30. Column-Time Status Codes**

Low – MP operating in low (normal) priority mode

High – MP operating in high priority mode



#### **address multiplexing**

To support various RAM devices, the TMS320C80 can provide multiplexed row and column addresses on its address bus. A full 32-bit address is always output at row time. The alignment of column addresses is configured by the value input on the AS[2:0] pins at row time (see Figure 59).



Column Time

**Figure 59. Address Multiplexing**

#### **dynamic bus sizing**

The 'C80 supports data bus sizes of 8, 16, 32, or 64 bits as shown in Table 31. The value input on the BS[1:0] pins at row time indicates the bus size of the addressed memory. This determines the maximum number of bytes which the 'C80 can transfer during each column access. If the number of bytes to be transferred exceeds the bus size, multiple accesses are performed automatically to complete the transfer.





The selected bus size also determines which portion of the data bus is used for the transfer. For 64-bit memory, the entire data bus is used. For 32-bit memory, D[31:0] are used in little-endian mode and D[63:32] are used in big-endian mode. 16-bit buses use D[15:0] and D[63:48] and 8-bit buses use D[7:0] and D[63:56] for littleand big-endian modes, respectively. The 'C80 always aligns data to the proper portion of the bus and activates the appropriate  $\overline{CAS}/DQM$  strobes to ensure that only valid bytes are transferred.



#### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **cycle time selection**

The 'C80 supports eight basic sets of memory timings to support various memory types directly. The cycle timing is selected by the value input on the CT[2:0] and  $\overline{UTIME}$  pins at row time. The selected timing remains in effect until the next row access. See Table 32 for Cycle-timing selections.



#### **Table 32. Cycle-Timing Selection**

#### **page sizing**

Whenever an external memory access occurs, the TC records the 26 most significant bits of the address in its internal LASTPAGE register. The address of each subsequent (column) access is compared to this value. The page size value input on the PS[3:0] pins determines which bits of LASTPAGE are used for this comparison. If a difference exists between the enabled LASTPAGE bits and the corresponding bits of the next access then the page has changed and the next memory access begins with a new row-address cycle (see Table 33).



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **page sizing (continued)**



### **Table 33. Page-Size Selection**

 $\dagger$  PS[3:0] = 1000 disables page-mode cycles so that the effective page size is the same as the bus size

#### **block write support**

The TMS320C80 supports three modes of VRAM block write. The block-write mode is dynamically selectable so that software may specify block writes without knowing what type of block write the addressed memory supports. Block writes are supported only for 64-bit buses. During block-write and load-color-register cycles, the BS[1:0] inputs determine which block mode will be used (see Table 34).



#### **Table 34. Block-Write Selection**

#### **SDRAM support**

The TMS320C80 provides direct support for synchronous DRAM (SDRAM), VRAM (SVRAM), and graphics RAM (SGRAM). During 'C80 power-up refresh cycles, the external system must signal the presence of these memories by inputting a CT2 value of 0. This causes the 'C80 to perform special deactivate (DCAB) and mode register set (MRS) commands to initialize the synchronous RAMs. Figure 60 shows the MRS value generated by the 'C80. Note that read latency 4 timing programs the mode register for a read latency of 3. See Figure 60 for a listing of MRS values.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **SDRAM support (continued)**



UTIME, CT0, CT1 values as input at the start of the MRS cycle

### **Figure 60. MRS Value**

Because the MRS register is programmed through the SDRAM address inputs, the alignment of the MRS data to the 'C80 logical-address bits is adjusted for the bus size (see Figure 61). The appearance of the MRS bits on the 'C80 physical-address bus is dependent on the address multiplexing as selected by the AS[2:0] inputs.





#### **memory cycles**

TMS320C80 external memory cycles are generated by the TC's external memory controller. The controller's state machine generates a sequence of states which define the transition of the memory interface signals. The state sequence is dependent on the cycle timing selected for the memory access being performed as shown in Figure 62. Memory cycles consist of row states and the column pipeline (see Figure 62).





**Figure 62. Memory Cycle State Diagram**



#### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **row states**

The row states make up the row time of each memory access. They occur when each new page access begins. The transition indicators determine the conditions that cause transitions to another state. See Table 35 and Table 36.



#### **Table 35. Row States**

#### **Table 36. State Transition Indicators**



#### **external memory timing examples**

The following sections contain descriptions of the 'C80 memory cycles and illustrate the signal transitions for those cycles. Memory cycles may be separated into two basic categories; DRAM-type cycles for use with DRAM-like devices, SRAM, and peripherals, and SDRAM-type cycles for use with SDRAM-like devices.



#### **DRAM-type cycles**

The DRAM-type cycles are page-mode accesses consisting of a row access followed by one or more column accesses. Column accesses may be one, two, or three clock cycles in length with two and three cycle accesses allowing the insertion of wait states to accommodate slow devices. Idle cycles can occur after necessary column accesses have completed or between column accesses due to "bubbles" in the TC data-flow pipeline. The pipeline diagrams in Figure 63 show the pipeline stages for each access type and when the CAS/DQM signal corresponding to the column access is activated.





#### **read cycles**

Read cycles transfer data or instructions from external memory to the 'C80. The cycles can occur as a result of a packet transfer, cache request, or DEA request. During the cycle,  $\overline{W}$  is held high,  $\overline{\text{TRG}/\text{CAS}}$  is driven low after RAS to enable memory output drivers and DDIN is low so that data transceivers drive into the 'C80. The TC places D[63:0] in high impedance allowing it to be driven by the memory and latches input data during the appropriate column state. The TC always reads 64 bits and extracts and aligns the appropriate bytes. Invalid bytes for bus sizes of less than 64 bits are discarded. During peripheral device packet transfers, DBEN remains high. Read cycles are shown in Figure 64 through Figure 67.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **read cycles (continued)** State<br>Col A **r1 r2 r3 r6 col col col col col col r1 Col A c1 c2 c3 c3 Col B c1 c2 Col D**  $\begin{array}{ccc} c2 & c3 \\ c1 & c2 \end{array}$ **Col C c1 c1 c2 c3 CLKOUT CT[2:0] 4 AS[2:0] BS[1:0] PS[3:0] UTIME FAULT READY** ▩ **RETRY** ₩ **STATUS[5:0] Cycle Type PAC PAC PAC PAC Idle RL A[31:0] Row Col A Col B Col C Col D RAS –/A A/B B/C C/D D/– CAS/ DQM[7:0] DSF TRG/ CAS** Î.  $\bar{1}$ **W D[63:0] A B C D DBEN 0 For Normal Reads, 1 For PDPT Reads DDIN**  $\frac{1}{4}$ **For user-modified timing: UTIME RAS –/A A/B B/C C/D D/– CAS/ DQM[7:0]**

**Figure 64. Pipelined 1 Cycle/Column Read-Cycle Timing**





**Figure 65. Nonpipelined 1 Cycle/Column Read-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **read cycles (continued)**



† Wait state inserted by external logic (example)

‡ Internally generated pipeline bubble (example)

**Figure 66. 2 Cycles/Column Read-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



‡ Internally generated pipeline bubble (example)



#### **write cycles**

Write cycles transfer data from the 'C80 to external memory. These cycles can occur as a result of a packet transfer, a DEA request, or an MP data cache write-back. During the cycle  $\overline{\text{TRG/CAS}}$  is held high,  $\overline{W}$  is driven low after the fall of RAS to enable early-write cycles, and DDIN is high so that data transceivers drive toward memory. The TC drives data out on D[63:0] and indicates valid bytes by activating the appropriate CAS/DQM strobes. During peripheral device packet transfers, DBEN remains high and D[63:0] is placed in high impedance so that the peripheral device can drive data into the memory. Write cycles are shown in Figure 68 through Figure 71.





**Figure 68. Pipelined 1 Cycle/Column Write-Cycle Timing**





**Figure 69. Nonpipelined 1 Cycle/Column Write-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



‡ Internally generated pipeline bubble (example)

**Figure 70. 2 Cycles/Column Write-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



**write cycles (continued)**

† Wait state inserted by external logic (example)

‡ Internally generated pipeline bubble (example)

**Figure 71. 3 Cycles/Column Write-Cycle Timing**



#### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **load-color-register cycles**

Load-color-register (LCR) cycles are used to load a VRAM's color register prior to performing a block write. LCR cycles are supported only on 64-bit data buses. An LCR cycle closely resembles a normal write cycle because it writes into a VRAM. The difference is that the DSF output is high at both the fall of RAS and the fall of CAS/DQM. Also, because the VRAM color register is a single location, only one column access occurs.

The row address that is output by the TC is used for bank decode only. Normally all VRAM banks should be selected during an LCR cycle because another LCR cycle will not occur when a block-write memory page change occurs. The column address that is output during an LCR is likewise irrelevant because the VRAM color register is the only location written. All CAS/DQM strobes are active during an LCR cycle.

The RETRY input is sampled during LCR column states and must be valid high or low. Asserting RETRY at column time has no effect, however, because only one column access is performed.

If the BS[1:0] inputs indicate that the addressed memory supports only simulated block writes, the LCR cycle will be changed into a normal write cycle at the start of the simulated block write. Load color register cycles timing is shown in Figure 72 through Figure 75.





**Figure 72. Pipelined 1 Cycle/Column Load-Color-Register-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **load-color-register cycles (continued)**



**Figure 73. Nonpipelined 1 Cycle/Column Load-Color-Register-Cycle Timing**





**Figure 74. 2 Cycles/Column Load-Color-Register-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **load-color-register cycles (continued)**



**Figure 75. 3 Cycles/Column Load-Color-Register-Cycle Timing**



### **block-write cycles**

Block-write cycles cause the data stored in the VRAM color registers to be written to the memory locations enabled by the appropriate data bits output on the D[63:0] bus. This allows up to a total of 64 bytes (depending on the type of block write being used) to be written in a single-column access. This cycle is identical to a standard write cycle with the following exceptions:

- $\bullet$ DSF is active (high) at the fall of  $\overline{CAS}$ , enabling the block-write function within the VRAMs.
- $\bullet$  Only 64-bit bus sizes are supported during block write; therefore, BS[1:0] inputs are used to indicate the type of block write that is supported by the addressed VRAMs, rather than the bus size.
- $\bullet$  The two or three LSBs (depending on the type of block write) of the column address are ignored by the VRAMs because these column locations are specified by the data inputs.
- $\bullet$  The values output by the TC on D[63:0] represent the column locations to be written to, using the color-register value. Depending on the type of block write supported by the VRAM, all of the data bits are not necessarily used by the VRAMs.
- $\bullet$  Block writes always begin with a row access. Upon completion of a block write, the memory interface returns to state r1 to await the next access.

See Figure 76 through Figure 79 for block-write cycle timing.





**Figure 76. Pipelined 1 Cycle/Column Block-Write-Cycle Timing**





**Figure 77. Nonpipelined 1 Cycle/Column Block-Write-Cycle Timing**

SPRS023B – JULY 1994 – REVISED OCTOBER 1997



‡ Internally generated pipeline bubble (example)

**Figure 78. 2 Cycles/Column Block-Write-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



‡ Internally generated pipeline bubble (example)





#### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **transfer cycles**

Read-transfer (memory-to-register) cycles transfer a row from the VRAM memory array into the VRAM shift register (SAM). This causes the entire SAM (both halves of the split SAM) to be loaded with the array data.

Split-register read-transfer (memory-to-split-register) cycles also transfer data from a row in the memory array to the SAM. However, these transfers cause only half of the SAM to be written. Split-register read transfers allow the inactive half of the SAM to be loaded with the new data while the other active half continues to shift data in or out.

Write-transfer (register-to-memory) cycles transfer data from the SAM into a row of the VRAM array. This transfer causes the entire SAM (both halves of the split SAM) to be written into the array.

Split-register write-transfer (split-register-to-memory) cycles also transfer data from the SAM to a row in the memory array. However, these transfers write only half of the SAM into the array. Split-register write transfers allow the inactive half of the SAM to be transferred into memory while the other (active) half continues to shift serial data in or out.

Read and split-read transfers resemble a standard read cycle. Write and split-write transfers resemble a standard write cycle. The  $\overline{\text{TRG/CAS}}$  output is driven low prior to the fall of RAS to indicate a transfer cycle. Only a single column access is performed so RETRY, while required to be at a valid level, has no effect if asserted at column time. The value output on A[31:0] at column time represents the SAM tap point (see Figure 80 through Figure 86 for transfer cycle timing.





**Figure 80. Pipelined 1 Cycle/Column Read-Transfer and Split-Register Read-Transfer-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **transfer cycles (continued)**



**Figure 81. Nonpipelined 1 Cycle/Column Read-Transfer and Split-Register Read-Transfer-Cycle Timing**





**Figure 82. 2 Cycles/Column Read-Transfer and Split-Register Read-Transfer-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **transfer cycles (continued)**



**Figure 83. 3 Cycles/Column Read-Transfer and Split-Register Read-Transfer-Cycle Timing**





**Figure 84. Pipelined 1 Cycle/Column Write-Transfer and Split-Register Write-Transfer-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **transfer cycles (continued)**



**Figure 85. Nonpipelined 1 Cycle/Column Write-Transfer and Split-Register Write-Transfer-Cycle Timing**





**Figure 86. 2 Cycles/Column Write-Transfer and Split-Register Write-Transfer-Cycle Timing**




**Figure 87. 3 Cycles/Column Write-Transfer and Split-Register Write-Transfer-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **refresh cycles**

Refresh cycles are generated by the TC at the programmed refresh interval. They are characterized by the following signal activity:

- $\overline{CAS}$  falls prior to  $\overline{RAS}$ .
- $\bullet$ All CAS pins (CAS/DQM[7:0]) are active.
- $\bullet$ TRG, W, and DBEN all remain inactive (high) because no data transfer occurs.
- $\bullet$ DSF remains inactive (low).
- $\bullet$ The data bus is driven to the high-impedance state.
- $\bullet$  The upper half of the address bus (A[31:16]) contains the refresh pseudo-address and the lower half (A[15:0]) is driven to all zeros.
- $\bullet$ If RETRY is asserted at any sample point during the cycle, the cycle timing is not modified. Instead, the pseudo-address and backlog counters are simply not decremented.
- $\bullet$ Selecting user-modified timing has no effect on the cycles.
- $\bullet$ Upon completion of the refresh cycle, the memory interface returns to state r1 to await the next access.

See Figure 88 through Figure 90 for refresh cycle timing.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **refresh cycles (continued)**



**Figure 88. 1-Cycle/Column Refresh-Cycle Timing**





**Figure 89. 2 Cycles/Column Refresh-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



**Figure 90. 3 Cycles/Column Refresh-Cycle Timing**



### **SDRAM type cycles**

The SDRAM type cycles support the use of SDRAM, SGRAM, or SVRAM devices for single-cycle memory accesses. While SDRAM cycles use the same state sequences as DRAM cycles, the memory-control signal transitions are modified to perform SDRAM command cycles. The supported SDRAM commands are:

- DCAB Deactivate (precharge) all banks
- ACTV Activate the selected bank and select the row
- READ Input starting column address and start read operation
- WRT Input starting column address and start write operation
- MRS Set SDRAM mode register
- REFR Auto-refresh cycle with internal address
- SRS Set special register (color register)
- BLW Block write

SDRAM cycles begin with an activate (ACTV) command followed by the requested column accesses. When a memory-page change occurs, the selected bank is deactivated with a DCAB command.

The TMS320C80 supports read latencies of 2, 3, or 4 cycles and burst lengths of 1 or 2. These are selected by the CT code and UTIME value input at the start of the access.

The column pipelines for SDRAM accesses are shown in Figure 91. Idle cycles can occur after necessary column accesses have completed or between column accesses due to "bubbles" in the TC data flow pipeline. The pipeline diagrams show the pipeline stages for each access type and when the CAS/DQM signal corresponding to the column access is activated.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **SDRAM type cycles (continued)**



transfers, split-read transfers



Burst-length 1, 4 cycle latency reads, read transfers,split-read transfers.



Burst-length 1 writes, block writes, SRSs, write transfers, split-write transfers



Burst-length 2, 3 cycle latency reads, read transfers, split-read transfers





Burst-length 2, block writes, write transfers, split-write transfers

transfers,split-read transfers. **Figure 91. SDRAM Column Pipelines**





 $\mathsf C$ 

 $A$  B

Burst-length 2, 2 cycle latency reads, read transfers, split-read transfers





 $\overline{\text{CAS}}$ /DQM

SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **special SDRAM cycles**

To initialize the SDRAM properly, the TMS320C80 performs two special SDRAM cycles after reset. The 'C80 first performs a deactivate cycle on all banks (DCAB) and then initializes the SDRAM mode register with a mode register set (MRS) cycle. The CT code input at the start of the MRS cycle determines the burst length and latency that is programmed into the SDRAM mode register (see Figure 92 and Figure 93).



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **special SDRAM cycles (continued)**







SPRS023B – JULY 1994 – REVISED OCTOBER 1997



### **Figure 93. SDRAM Mode Register Set-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **SDRAM read cycles**

Read cycles begin with an activate (ACTV) command to activate the bank and to select the row. The TC outputs the column address and activates the TRG/CAS strobe for each read command. For burst length 1 accesses, a read command can occur on each cycle. For burst-length 2 accesses, a read command can occur every two cycles. The TC places D[63:0] into the high-impedance state, allowing it to be driven by the memory, and latches input data during the appropriate column state. The TC always reads 64 bits and extracts and aligns the appropriate bytes. Invalid bytes for bus sizes of less than 64 bits are discarded. The CAS/DQM strobes are activated two cycles before input data is latched. If the second column in a burst is not required, then CAS/DQM is not activated. During peripheral device packet transfers, **DBEN** remains high (see Figure 94 through Figure 99).



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



#### **SDRAM read cycles (continued)**





SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **SDRAM read cycles (continued)**



**Figure 95. SDRAM Burst-Length 1, 3 Cycle Latency Read-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



**Figure 96. SDRAM Burst-Length 1, 4 Cycle Latency Read-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **SDRAM read cycles (continued)**



**Figure 97. SDRAM Burst-Length 2, 2 Cycle Latency Read-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



**SDRAM read cycles (continued)**

**Figure 98. SDRAM Burst-Length 2, 3 Cycle Latency Read-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



**Figure 99. SDRAM Burst-Length 2, 4 Cycle Latency Read-Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **SDRAM write cycles**

Write cycles begin with an activate (ACTV) command to activate the bank and select the row. The TC outputs the column address and activates the  $\overline{\text{TRG}/\text{CAS}}$  and  $\overline{\text{W}}$  strobes for each write command. For burst-length 1 accesses, a write command can occur on each cycle. For burst-length 2 accesses, a write command can occur every two cycles. The TC drives data out on D[63:0] during each cycle of an active-write command and indicates valid bytes by driving the appropriate  $\overline{CAS}/DQM$  strobes low. During peripheral device packet transfers,  $\overline{DBEN}$ remains high and D[63:0] are placed in the high-impedance state so that the peripheral can drive data into the memories. For SDRAM write cycles, see Figure 100 and Figure 101.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **SDRAM write cycles (continued)**





SPRS023B – JULY 1994 – REVISED OCTOBER 1997



#### **SDRAM write cycles (continued)**

**Figure 101. SDRAM Burst-Length 2 Write-Cycle Timing**

### **special register set cycles**

Special register set (SRS) cycles are used to program control registers within an SVRAM or SGRAM. The 'C80 only supports programming of the color register for use with block writes. The cycle is similar to a single burst length 1 write cycle but DSF is driven high. The values output on the 'C80 address bits cause the color register to be selected as shown in Figure 102 (see Figure 103).









SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **SDRAM block-write cycles**

Block-write cycles allow SVRAMs and SGRAMs to write a stored color value to multiple column locations in a single access. Block-write cycles are similar to write cycles except that DSF is driven high to indicate a block-write command. Because burst is not supported for block write, burst length 2 accesses generate a single block-write every other clock cycle (see Figure 104 and Figure 105).



**Figure 104. SDRAM Burst-Length 1 Block-Write Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **SDRAM block-write cycles (continued)**



# **SVRAM transfer cycles**

The SVRAM read- and write-transfer cycles transfer data between the SVRAM memory-array and the serial register (SAM). The TMS320C80 supports both normal and split transfers for SVRAMs. Read-and split-read transfers resemble a standard read cycle. Write-and split-write transfers resemble a standard write cycle. Because the 'C80's TRG output is used as CAS, external logic must generate a TRG signal (by decoding STATUS) to enable the SVRAM transfer cycle. The value output on A[31:0] at column time represents the SAM tap point (see Figure 106 through Figure 113).





**Figure 106. SVRAM Burst-Length 1, 2 Cycle Latency Read-Transfer Cycle Timing**





**Figure 107. SVRAM Burst-Length 1, 3 Cycle Latency Read-Transfer Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



**Figure 108. SVRAM Burst-Length 1, 4 Cycle Latency Read-Transfer Cycle Timing**





**Figure 109. SVRAM Burst-Length 2, 2 Cycle Latency Read-Transfer Cycle Timing**





**Figure 110. SVRAM Burst-Length 2, 3 Cycle Latency Read-Transfer Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



**Figure 111. SVRAM Burst-Length 2, 4 Cycle Latency Read-Transfer Cycle Timing**





**Figure 112. SVRAM Burst-Length 1, Write-Transfer Cycle Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



**Figure 113. SVRAM Burst-Length 2, Write-Transfer Cycle Timing**

### **SDRAM refresh cycle**

The SDRAM refresh cycle is performed when the TC receives an SDRAM-cycle timing input (CT=0xx) at the start of a refresh cycle. The RAS and TRG/CAS outputs are driven low for one cycle to strobe a refresh command (REFR) into the SDRAM. The refresh address is generated internal to the SDRAM. The 'C80 outputs a 16-bit pseudo-address (used for refresh bank decode) on A[31:16] and drives A[15:0] low (see Figure 114).





**Figure 114. SDRAM Refresh-Cycle Timing**



#### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **host interface**

The 'C80 contains a simple four-pin mechanism by which a host or another device can gain control of the 'C80 local memory bus. The  $\overline{\text{HREG}}$  input can be driven low by the host to request the 'C80's bus. Once the TC has completed the current memory access, it places the local bus (except CLKOUT) into a high-impedance state. It then drives the HACK output low to indicate that the host device owns the bus and can drive it. The REQ[1:0] outputs reflect the highest priority cycle request being received internally by the TC. The host can monitor these outputs to determine if it needs to relinquish the local bus back to the 'C80 (see Table 37).



#### **Table 37. TC Priority Cycles**

### **device reset**

The TMS320C80 is reset when the RESET input is driven low. The 'C80 outputs immediately go into a high-impedance state with the exception of CLKOUT,  $\overline{HACK}$ , and REQ[1:0]. While RESET is low, all internal registers are set to their default values and internal logic is reset.

On the rising edge of  $\overline{\text{RESET}}$ , the state of  $\overline{\text{UTIME}}$  is sampled to determine if big-endian ( $\overline{\text{UTIME}}$  = 0) or little-endian ( $\overline{UTIME}$  = 1) operation is selected. Also on the rising edge of  $\overline{RESET}$ , the state of  $\overline{HREG}$  is sampled to determine if the master processor comes up running  $(\overline{HREQ} = 0)$  or halted  $(\overline{HREQ} = 1)$ .

Once RESET is high, the 'C80 drives the high-impedance signals to their inactive values. The TC then performs 32 refresh cycles to initialize system memory. If, during initialization refresh, the TC receives an SDRAM cycle timing code (CT = 0xx), it performs an SDRAM DCAB cycle and a MRS cycle to initialize the SDRAM, and then continues the refresh cycles.

After completing initialization refresh, if the MP is running, the TC performs its instruction-cache-fill request to fetch the cache block beginning at 0xFFFFFFC0. This block contains the starting MP instruction located at 0xFFFFFFF8. If the MP comes up halted, the instruction cache fill does not take place until the first occurrence of an EINT3 interrupt to unhalt the MP.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **absolute maximum ratings over specified temperature ranges (unless otherwise noted)†**



† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $VSS$ .

### **recommended operating conditions**



NOTE 2: In order to minimize noise on  $V_{SS}$ , care should be taken to provide a minimum inductance path between the  $V_{SS}$  pins and system ground.

### **electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)**



‡ For conditions shown as MIN/MAX, use the appropriate value specified under the recommended operating conditions.

§ All typical values are at  $V_{DD} = 3.3$  V, ambient air temperature = 25°C

¶ Typical steady-state VOH will not exceed VDD

# Parameter value is representative of revision 4.x and higher devices.

NOTE 3: Maximum supply current is derived from a test case that generates the theoretical maximum data flow using a worst case checkerboard data pattern on a sustained cycle by cycle basis. Actual maximum I<sub>DD</sub> varies in real applications based on internal and external data flow and transitions. Typical supply current is derived from a test case which attempts to emulate typical use conditions of the on-chip processors with random data. Typical  $I<sub>DD</sub>$  varies from application to application based on data flow and transitions and on-chip processor utilization.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



### **PARAMETER MEASUREMENT INFORMATION**



### **signal transition levels**

TTL-output levels are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V. Figure 116 shows the TTL-level outputs.



**Figure 116. TTL-Level Outputs**

TTL-output transition times are specified as follows:

- $\bullet$  For a high-to-low transition, the level at which the output is said to be no longer high is 2 V, and the level at which the output is said to be low is 0.8 V.
- $\bullet$  For a low-to-high transition, the level at which the output is said to be no longer low is 0.8 V, and the level at which the output is said to be high is 2 V.

Figure 117 shows the TTL-level inputs.





TTL-compatible input transition times are specified as follows:

- $\bullet$  For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2 V, and the level at which the input is said to be low is 0.8 V.
- $\bullet$  For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 0.8 V, and the level at which the input is said to be high is 2 V.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **PARAMETER MEASUREMENT INFORMATION**

#### **timing parameter symbology**

Timing parameter symbols used herein were created in accordance with JEDEC Standard 100-A. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:



### **general notes on timing parameters**

The period of the output clock (CLKOUT) is twice the period of the input clock (CLKIN), or  $2 \times t_{C(CKI)}$ . The half cycle time  $(t_H)$  that appears in the following tables is one-half of the output clock period, or equal to the input  $clock$  period,  $t_{c(CKI)}$ .

All output signals from the 'C80 (including CLKOUT) are derived from an internal clock such that all output transitions for a given half cycle occur with a minimum of skewing relative to each other.

The signal combinations shown in the following timing diagrams may not necessarily represent actual cycles. For actual cycle examples, refer to the appropriate cycle description section of this data sheet.


SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **CLKIN timing requirements (see Figure 118)**



† This parameter is verified by computer simulation and is not tested.



**Figure 118. CLKIN Timing**

#### **local-bus switching characteristics over full operating range: CLKOUT‡(see Figure 119)**



‡ The CLKOUT output has twice the period of CLKIN. No propagation delay or phase relationship to CLKIN is assured. Each state of a memory access begins on the falling edge of CLKOUT.

§ This is a functional minimum and is not tested. This parameter may also be specified as 2t $H$ . If this parameter is verified by computer simulation and is not tested.



**Figure 119. CLKOUT Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **device reset timing requirements (see Figure 120)**





**Figure 120. Device-Reset Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **local bus timing requirements: cycle configuration inputs (see Figure 121)**

The cycle configuration inputs are sampled at the beginning of each row access during the r2 state. The inputs typically are generated by a static decode of the A[31:0] and STATUS[5:0] outputs.





**Figure 121. Local Bus Timing: Cycle Configuration Inputs**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **local bus timing: cycle completion inputs (see Figure 122 and Figure 123)**

The cycle completion inputs are sampled at the beginning of each row access at the start of the r3 state. The READY input is also sampled at the start of the r6 state and during each column access (2 and 3 cyc/col accesses only). The RETRY input is sampled on each CLKOUT falling edge following r3. The value n as used in the parameters represents the integral number of half cycles between the transitions of the two signals in question.





SPRS023B – JULY 1994 – REVISED OCTOBER 1997

# **local bus timing: cycle completion inputs (continued)**



**Figure 122. Local Bus Timing: Row-Time Cycle Completion Inputs**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



**local bus timing: cycle completion inputs (continued)**

**Figure 123. Local Bus Timing: Column-Time Cycle Completion Inputs**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **general output signal characteristics over full range of operating conditions**

The following general timing parameters apply to all TMS320C80 output signals unless otherwise specifically given. The value  $n$  as used in the parameters represents the integral number of half cycles between the transitions of the two outputs in question. For timing purposes, outputs fall into one of three groups – the data bus (D[63:0]); the other output buses (A[31:0], STATUS[5:0], CAS/DQM[7:0]); and non-bus outputs (DBEN, DDIN, DSF, RAS, RL, TRG/CAS, W). When measuring output to output, the named group refers to the first output to transition (output A), and the second output (output B) refers to any output group (see Figure 124).



SPRS023B – JULY 1994 – REVISED OCTOBER 1997



**general output signal characteristics over full range of operating conditions†(continued)**

† Tested across full voltage. Test temperature is selected by manufacturing test flow. Compliance across full temperature range is ensured by device characterization.

‡ Except for CAS/DQM[7:0] during non user-timed 2 cycle/column accesses

SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **general output signal characteristics over full range of operating conditions† (continued)**



† Tested across full voltage. Test temperature is selected by manufacturing test flow. Compliance across full temperature range is ensured by device characterization.

‡ Except for CAS/DQM[7:0] during non user-timed 2 cycle/column accesses



**Figure 124. General Output-Signal Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **data input timing**

The following general timing parameters apply to the D[63:0] inputs unless otherwise specifically given. The value n as used in the parameters represents the integral number of half cycles between the transitions of the output and input in question (see Figure 125).



† Except CAS/DQM[7:0] during non user-timed 2 cycle/column accesses

‡ Applies to RAS, CAS/DQM[7:0], and A[31:0] transitions that occur on CLKOUT edge coincident with input data sampling







SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **local bus timing: 2 cycle/column CAS timing**

These timing parameters apply to the CAS/DQM[7:0] signals during 2 cycle per column memory accesses only. They should be used in place of the general output and data input timing parameters when the 2 cycle/column (non user-timed) cycle timing is selected (CT[2:0] inputs = 0b110). The value  $n$  as used in the parameters represents the integral number of half cycles between the transitions of the signals in question (see Figure 126).









SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **external-interrupt timing**

The following description defines the timing of the edge-triggered interrupts  $\overline{EINT1}$  –  $\overline{EINT3}$  and the level triggered interrupt LINT4 (see Note 4). See Figure 127.



† This parameter is assured by characterization and is not tested.

‡ This parameter must only be met to ensure that the interrupt is recognized on the indicated cycle.

NOTE 4: In order to assure recognition, LINT4 must remain low until cleared by the interrupt service routine.



**Figure 127. External-Interrupt Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **XPT input timing**

The following description defines the sampling of the  $\overline{XPT[2:0]}$  inputs. The value encoded on the  $\overline{XPT[2:0]}$  inputs is synchronized over multiple cycles to ensure that a stable value is present (see Figure 128 and Figure 129).



† This parameter is a functional minimum assured by logic and is not tested.

‡ This parameter must only be met to ensure that the XPT input is recognized on the indicated cycle.

§ This parameter must be met to ensure that a second XPT request does nor occur. This parameter is a functional maximum assured by logic and is not tested.







**Figure 129. XPT Input Timing – XPT Service**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **NO 'C80-40 'C80-50 'C80-60 . UNIT MIN MAX MIN MAX MIN MAX** 56 tsu(REQV-CKOH) Setup time, REQ1–REQ0 valid to CLKOUT no<br>longer low longer low the set  $\frac{1}{2}$  th  $\frac{1}{2}$  th  $\frac{1}{2}$  th  $\frac{1}{2}$  th  $\frac{1}{2}$  th  $\frac{1}{2}$  is a longer low 57 | th(CKOH-REQV) Hold time, REQ1–REQ0 valid after CLKOUT high the set  $\frac{1}{2}$  th  $\frac{1}{2}$  th  $\frac{1}{2}$  th  $\frac{1}{2}$  th  $\frac{1}{2}$  th  $\frac{1}{2}$  is the set of  $\frac{1}{2}$  is the set of 58  $\frac{1}{4}$ th(HRQL-HAKL) Hold time for HACK high after HREQ goes low  $\frac{1}{4}$  4t<sub>H</sub> – 12  $\frac{1}{4}$  4t<sub>H</sub> – 12  $\frac{1}{4}$  ns 59 td(HAKL-OUTZ) Delay time, HACK low to output hi-Z‡ All signals except D[63:0] <sup>0</sup> <sup>0</sup> <sup>0</sup>  $d(HAKL-OUTZ)$  to output hi- $Z^{\frac{1}{2}}$  ns  $D[63:0]$  1 | 1 | 1 60 td(HRQH-HAKH) Delay time, HREQ high to HACK no longer low 10 10 10 10 10 10 10 10 ns 61  $t_{\rm d}$ (HAKH-OUTD) Delay time, HACK high to outputs driven<sup>†</sup> 6t<sub>H</sub> 6t<sub>H</sub> 6t<sub>H</sub> 6t<sub>H</sub> 62  $\left| \right|$  tsu(HRQL-CKOH) Setup time,  $\overline{\text{HREG}}$  low to CLKOUT no longer low (see Note 5) 10.5 8.5 8.5 ns

**host-interface timing (see Figure 130)**

† This parameter is a functional minimum assured by logic and is not tested.

‡ This parameter is assured by characterization and is not tested.

NOTE 5: Parameter must be met only to ensure HREQ recognition during the indicated clock cycle.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

# **host-interface timing (see Figure 130) (continued)**



**Figure 130. Host-Interface Timing**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

### **video interface timing: SCLK timing (see Figure 131)**



† This parameter is assured by simulation and is not tested.







SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **video interface timing: FCLK input and video outputs (see Note 6 and Figure 132)**



† This parameter is assured by simulation and is not tested.

NOTE 6: Under certain circumstances these outputs also can transition asynchronously. These transitions occur when controller timing register values are modified by user programming. If the new register value forces the output to change states then this transition occurs without regard to FCLK inputs.



**Figure 132. Video Interface Timing: FCLK Input and Video Outputs**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **video interface timing: external sync inputs**

When configured as inputs, the HSYNCn, VSYNCn, and CSYNCn signals may be driven asynchronously. The following parameters apply only when the inputs are being generated synchronous to FCLKn in order to ensure recognition on a particular FLCKn edge (see Figure 133).



† This parameter must be met only to ensure the input is recognized as low at FLCK edge B.

‡ This parameter must be met only to ensure the input is recognized as high at FLCK edge A.

§ This parameter must be met only to ensure the input is recognized as high at FLCK edge D.

¶ This parameter must be met only to ensure the input is recognized as low at FLCK edge C.







#### SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **thermal resistance**

Figure 134 illustrates the maximum ambient temperature allowed for various air flow rates across the TMS320C80 to ensure that the case temperature is kept below the maximum operating temperature (85°C) (see Note A). Values for the GF package include integral heat sink. Values for the GGP package are with no heat sink.



NOTE A: TMS320C80 power consumption is based on the "typical" values of I<sub>DD</sub> measured at V<sub>DD</sub> = 3.3 V. Power consumption varies by application based on TMS320C80 processor activity and I/O pin loadings. User must ensure that the case temperature (TC) specifications are met when defining airflow and other thermal constraints of their system.

**Figure 134. Airflow Requirements**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **emulator interface connection**

The 'C80 supports emulation through a dedicated emulation port that is a superset of the IEEE Standard 1149.1 (JTAG) Standard. To support the 'C80 emulator, a target system must include a 14-pin header (2 rows of 7 pins) with the connections shown in Figure 135.



**Pin Spacing: 0.100 in. (X,Y) Pin Width: 0.025 in, square post Pin Length: 0.235 in. nominal (see Table 38)**

**Figure 135. Target System Header**



#### **Table 38. Target Connectors**

† IEEE Standard 1149.1.

For best results, the emulation header should be located as close as possible to the 'C80. If the distance exceeds six inches, the emulation signals should be buffered. See Figure 136.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **emulator-interface connection (continued)**



**Figure 136. Emulation Header Connections – Emulator Driven Test Clock**

The target system also can generate the test clock. This allows the user to:

- $\bullet$  Set the test clock frequency to match the system requirements. (The emulator provides only a 10-MHz test clock.)
- $\bullet$ Have other devices in the system that require a test clock when the emulator is not connected



**Figure 137. Emulation Header Connections – System Driven Test Clock**



#### **emulator-interface connection (continued)**

For multiprocessor applications, the following conditions are recommended:

- $\bullet$ To reduce timing skew, buffer TMS, TDI, TDO, and TCK through the same physical package.
- $\bullet$  If buffering is used, 4.7 kΩ resistors are recommended for TMS, TDI, and TCK which should be pulled high (3.3 V).
- $\bullet$  Buffering EMU0 and EMU1 is highly recommended to provide isolation. The buffers need not be in the same physical package as TMS, TCK, TDI, or TDO. Pullups to 3.3 V are required and should provide a signal rise time of less than 10 μs. A 4.7 kΩ resistor is suggested for most applications.
- $\bullet$  To ensure high quality signals, special printed wire board (PWB) routing and use of termination resistors may be required. The emulator provides fixed series termination (33 Ω) on TMS and TDI and optional parallel terminators (180 Ω pullup and 270 Ω pulldown) on TCKRET and TDO.



**Figure 138. Emulation Header Connections – Multiprocessor Applications**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **GF package drawing**



NOTES: A. Pins are located within 0,13 (0.005) radius of the true position relative to each other at maximum material condition and within 0,457 (0.018) radius of the center of the ceramic.

B. Dimensions do not include solder finish.

**Figure 139. Assembled Package Drawing Showing Integral Heatsink**



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **MECHANICAL DATA**

#### **GF (S-CPGA-P305) CERAMIC PIN GRID ARRAY PACKAGE**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Package thickness of 0.150 (3,81) / 0.110 (2,79) includes package body and lid, but does not include integral heatsink or attached features.



SPRS023B – JULY 1994 – REVISED OCTOBER 1997

#### **MECHANICAL DATA**

#### **GGP (S-PBGA-N352) PLASTIC BALL GRID ARRAY (CAVITY DOWN) PACKAGE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Thermally enhanced die down plastic package with top surface metal heat slug.



**JMENTS** 

#### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **OTHER QUALIFIED VERSIONS OF TMS320C80 :**

• Catalog: [SM320C80](http://focus.ti.com/docs/prod/folders/print/sm320c80.html)

• Military: [SMJ320C80](http://focus.ti.com/docs/prod/folders/print/smj320c80.html)

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute <sup>a</sup> license from TI to use such products or services or <sup>a</sup> warranty or endorsement thereof. Use of such information may require <sup>a</sup> license from <sup>a</sup> third party under the patents or other intellectual property of the third party, or <sup>a</sup> license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where <sup>a</sup> failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:



Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated